Job offers: verilog contract

Sponsored
FlexPlus

Care Coordinator - Emergency and On Call

FlexPlus :: Nottingham, Nottinghamshire :: over 30 days ago

... working within our Emergency & On Call Team. Offering a competitive hourly pay rate of (GBP)8.50 per hour ((GBP)20,111 per annum equivalent), a permanent salaried contract, 30p per mile paid for fuel, fully paid DBS check and 20 days paid holiday, we are looking for a committed individual who can work between 7am-2pm and 4pm-10pm on a 3 days ...

Sponsored
FlexPlus

7.5T Multi Drop Delivery Driver

FlexPlus :: Northampton, Northamptonshire :: 18 days ago

... to our client based in Northampton, Northamptonshire. In return, we can offer very competitive pay rates and an in-depth training programme upon starting of a permanent contract. These roles are on a temporary to permanent basis. Our client is a two man delivery specialist, who offers a prestigious 'white glove' delivery service. ...

Sponsored
FlexPlus

Quality & Compliance Manager

FlexPlus :: Staffordshire :: 19 days ago

... Ensure the continuing development of strong relationships with Senior Management across all contracts supporting them with QMS requirements. * Manage, schedule and support contract QMS reviews. * Ensure that the internal audits performed across all sites are in line with the audit schedule and that corrective actions are specific, measureable, ...

Senior Electronics / Software Engineer

Enterprise Recruitment Ltd :: Cambridge, Gloucestershire :: over 30 days ago

... of a project but can also work autonomously. This Senior Electronics Software Engineer will be designing complex embedded solutions using C / C++ and FPGAs using VHDL / Verilog / System Verilog. Key skills for this Senior Electronics / Software Engineering role will include some of: - FPGA design - C, C++ - VHDL, Verilog, System Verilog - ...

FPGA Design Contract

IC Resources :: over 30 days ago

FPGA Design Engineer Paris 3 Month Contract - 50-55 Euros per hour Based in Paris, the FPGA Design Engineer will be based with an engineering company focused on the development of High Speed, ... low latency digital circuits, targeting a high end FPGA, focusing on VHDL/Verilog and utilising Xilinx products. The successful candidate will have a good ...

Hardware Design Engineers - London

Enterprise Recruitment Ltd :: 7 days ago

... for all levels of Hardware Engineers whose job will be to be involved in the complete design cycle including specification, architecture, design and simulation using Verilog or VHDL, Synthesis trials and verification. Other responsibilities for the Hardware Engineer job will include: -Digital RTL design using VHDL and Verilog -Prototyping ...

Senior Hardware Design Engineer

G2 Recruitment Ltd :: Hertfordshire :: over 30 days ago

My client based in the South East are looking for a Hardware Design Engineer on a contract basis for a project which will last at least 6 months. The role will involve: Design and integration of a wide portfolio of IPs for a department specialising in SoC design. Essential skills: * VHDL or Verilog * Experience with AMBA AXI OR ACE * Experience ...

IC Design Engineer

Technical Futures Ltd :: Bristol, Bristol :: 4 days ago

... new IP cores, plus integration of the world's leading IP. A new opportunity exists for an IC Design Engineer to work on Processor subsystem design using System Verilog. The role requires the job holder to carry out: Processor subsystem simulation and debug; Processor subsystem verification using constrained random test generation, ...

IC Design Engineer - Verification, VHDL/Verilog

Oho Group :: Cambridge, Gloucestershire :: over 30 days ago

IC Design Engineer - RTL, Verification, VHDL/Verilog, C/Assembler, Linux An exciting company in Cambridge is seeking an IC design engineer with experience in RTL design, verification, FPGA and PCB design and development. The IC Design Engineer will be involved in the full design process, from specification through to RTL design, verification, ...

FPGA / ASIC Design Engineer

Matchtech :: Edinburgh, Edinburgh :: over 30 days ago

... and FPGA based design, experience with SystemVerilog and UVM is beneficial. The ideal candidate will have experience of the following: * FPGA design and simulation using Verilog HDL * Verilog synthesis * C/C++ programming * Some knowledge of SystemVerilog and UVM beneficial * Experience of wireless communications or FEC beneficial * ASIC design ...

Graduate Hardware Engineer RTL + SoC

Enterprise Recruitment Ltd :: Watford, Northamptonshire :: over 30 days ago

... cores which are the fastest in the industry. This Graduate Hardware Engineer will be working on the design, development and verification of these IPs using RTL, VHDL and Verilog. This Graduate Hardware Engineer will be working on technology that features in some of the world`s most exciting products including: smartphones, tablets and state of the ...

FPGA Verification Engineer

CPS Group (UK) Limited :: 17 days ago

FPGA Verification Engineer - CONTRACT Duration: 6 months Location: Central Belt of Scotland Start Date: April Rates: Negotiable I am working with a key client of mine based in Scotland, they ... with the following skills and experience: * FPGA * Test & design * Verilog * RTL * C If you are interested in this FPGA Verification Engineer contract ...

Contract FPGA Engineer - Altera

Redline Group Ltd :: Cambridge, Gloucestershire :: over 30 days ago

... are working with a leading Cambridgeshire based design consultancy who require a Contract FPGA Engineer - Altera to support them on a 6 month contract. Job Responsibilities ... Contract FPGA Engineer - Altera - Requirements: - Strong experience in VHDL/Verilog/SystemVerilog - Embedded C - System design using Qsys - Altera - Quartus build ...

Silicon Start-Up Principal Software Engineer

Enterprise Recruitment Ltd :: Cambridge, Gloucestershire :: 4 days ago

... get involved in a mixture of work. Desirable experience includes writing software plugins for Eclipse or building GNU tools, verification, automation, RTL languages like Verilog, System Verilog or VHDL would be valued as is experience of writing behavioural models. ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Position: Principal Software Engineer ...

Oho Group

Senior Verification Engineer

Oho Group :: Cambridge, Gloucestershire :: 4 days ago

... to follow, and improve, defined methodology practices - Experience with hands-on project design/verification involvement Experience with the following would be a bonus: Verilog, System Verilog, scripting with Ruby, TCL, Make, Perl, debugging skills The ideal candidate would also hold a degree in Electronics, Computer Science or a related ...

Hardware Design Engineer -Perm- Motherwell-to £45K

Oho Group :: Motherwell, North Lanarkshire :: 4 days ago

... You will ideally have 4+ yr`s hardware Design Engineer experience and be looking to take the next step in your career. Essential: - Hardware Design of digital and analogue circuits - Verilog/ VHDL/FPGA - PCB Layout Design Desirable: - DSP and video I/O interfaces - Embedded Software Development - LTspice or PSpice for circuit design simulation

Senior Hardware Design Engineer

Technical Futures Ltd :: over 30 days ago

... specification, design the RTL, perform verification and perform SoC level integration and verification. Your technical skills and knowledge should include VHDL and Verilog; NCSIM or VCS for behavioural simulation, scripting using Python, Perl AWK or similar as well as some familiarity with Logic Synthesis and Communication Protocols such as ...

FPGA Verification Engineer

Matchtech :: Edinburgh, Edinburgh :: over 30 days ago

... and making sure release criteria are met for this product. Special Requirements: Must have prior work experience in the following: 1 FPGA design and test practices 2 Verilog RTL simulation 3 Developing verification and functional coverage plans 4 Analyzing and isolating RTL and test bench issues 5 Extensive experience with SystemVerilog and ...

Get new jobs for this search to your email for free!

By registering the Job Alert you accept the provisions of our Terms of Use.

Page     1| 2| 3| 4| 5...